HDLGen-ChatGPT Case Study: RISC-V Processor VHDL and Verilog Model, Testbench and EDA Project Generation

Fearghal Morgan, Roshan George, Seán Kelly, John Patrick Byrne, Adnan Elahi, Declan O’Loughlin, Abishek Bupathi, Frank Callaly

Research output: Chapter in Book or Conference Publication/ProceedingConference Publicationpeer-review

Abstract

This paper presents the open source HDLGen-ChatGPT application, working in tandem with ChatGPT-3.5, the free online large language model (LLM) chat interface. The tools enable fast digital systems design and test specification capture, and automatic generation of both VHDL and Verilog models, and testbenches, and AMD Vivado and Intel Quartus Electronic Design Automation (EDA) projects. EDA tools check the generated HDL syntax, simulate and synthesise HDL models, and follow the steps to FPGA hardware prototyping. The tools exploit a formal, top-down design and test specification documentation process, domain knowledge, and the flexibility of LLMs, for HDL code generation. Results are included for a hierarchical RV32I RISC-V processor design. Process steps are illustrated for the RISC-V 32 x 32-bit register bank component. The process typically requires only minimal manual HDL capture or editing, and often none at all. URLs to tutorial videos for the complete RISC-V design are provided on the GitHub project repository. The paper evaluates the results and provides HDLGen-ChatGPT and ChatGPT usage recommendations. The tools can be applied in digital systems training programmes, with reduced emphasis on the assessment of HDL model and testbench capture and generation, while maintaining strong emphasis on the assessment of system design, test planning and documentation, HDL simulation verification/debug, and analysis of synthesised netlists.

Original languageEnglish
Title of host publicationProceedings of the 34th International Workshop on Rapid System Prototyping
Subtitle of host publicationShortening the Path from Specification to Prototype, RSP 2023
PublisherIEEE Computer Society
ISBN (Electronic)9798400704109
DOIs
Publication statusPublished - 21 Sep 2023
Event34th International Workshop on Rapid System Prototyping, RSP 2023 - Hamburg, Germany
Duration: 21 Sep 2023 → …

Publication series

NameProceedings - IEEE International Symposium on Rapid System Prototyping, RSP
ISSN (Print)2150-5500
ISSN (Electronic)2150-5519

Conference

Conference34th International Workshop on Rapid System Prototyping, RSP 2023
Country/TerritoryGermany
CityHamburg
Period21/09/23 → …

Keywords

  • Automation
  • ChatGPT
  • Design Capture
  • Digital Systems Design
  • EDA
  • FPGA
  • Generative AI
  • HDL
  • HDLGen-ChatGPT
  • LLM
  • testbench
  • Verilog
  • VHDL

Fingerprint

Dive into the research topics of 'HDLGen-ChatGPT Case Study: RISC-V Processor VHDL and Verilog Model, Testbench and EDA Project Generation'. Together they form a unique fingerprint.

Cite this