9TH ROEDUNET IEEE INTERNATIONAL CONFERENCE

Peter Corcoran

9TH ROEDUNET IEEE INTERNATIONAL CONFERENCE

Electrical & Electronic Engineering

Research output: Chapter in Book or Conference Publication/Proceeding › Conference Publication › peer-review

Abstract

Electronic design tools and techniques for the implementation of a stereoscopic camera based on an FPGA (Field Programmable Gate Array) are presented. The stages of an IPP (Image Processing Pipeline) are presented together with the development tools and languages used to implement a stereoscopic camera in hardware. In a further development of the basic system, aspects of the implementation of a 3D camera are presented.

Original language	English (Ireland)
Title of host publication	An FPGA-based Stereoscopic Camera - Electronic Design Tools and Techniques
Number of pages	6
Publication status	Published - 1 Oct 2010

Authors (Note for portal: view the doc link for the full list of authors)

Authors
Andorko, I,Corcoran, P,Bigioi, P,Brad, R

Cite this

@inproceedings{967129d04cb841238a2e2cd921dcba57,

title = "9TH ROEDUNET IEEE INTERNATIONAL CONFERENCE",

abstract = "Electronic design tools and techniques for the implementation of a stereoscopic camera based on an FPGA (Field Programmable Gate Array) are presented. The stages of an IPP (Image Processing Pipeline) are presented together with the development tools and languages used to implement a stereoscopic camera in hardware. In a further development of the basic system, aspects of the implementation of a 3D camera are presented.",

author = "Peter Corcoran",

year = "2010",

month = oct,

day = "1",

language = "English (Ireland)",

booktitle = "An FPGA-based Stereoscopic Camera - Electronic Design Tools and Techniques",

}

TY - GEN

T1 - 9TH ROEDUNET IEEE INTERNATIONAL CONFERENCE

AU - Corcoran, Peter

PY - 2010/10/1

Y1 - 2010/10/1

N2 - Electronic design tools and techniques for the implementation of a stereoscopic camera based on an FPGA (Field Programmable Gate Array) are presented. The stages of an IPP (Image Processing Pipeline) are presented together with the development tools and languages used to implement a stereoscopic camera in hardware. In a further development of the basic system, aspects of the implementation of a 3D camera are presented.

AB - Electronic design tools and techniques for the implementation of a stereoscopic camera based on an FPGA (Field Programmable Gate Array) are presented. The stages of an IPP (Image Processing Pipeline) are presented together with the development tools and languages used to implement a stereoscopic camera in hardware. In a further development of the basic system, aspects of the implementation of a 3D camera are presented.

M3 - Conference Publication

BT - An FPGA-based Stereoscopic Camera - Electronic Design Tools and Techniques

ER -

9TH ROEDUNET IEEE INTERNATIONAL CONFERENCE

Abstract

Authors (Note for portal: view the doc link for the full list of authors)

Fingerprint

Cite this